



Pentium II, III Branch Target Buffer




Athlon BTAC Integrated into Instruction Cache

F1G. 3




Processor Pipeline Stages

F1G. 5




Instruction Cache

F1G. 6




	anch informa	speculative branch information (SBI) 454	41			target address (TA) 714
VALID 702	BEG 446	LEN 448	CALL 704	RET 706	WRAP 708	Branch Direction Prediction Information (BDPI) 712
					1	
		`,		•		
		L	T/NT 722		SELECT	·

BTAC Entry




Speculative Branching Operation

F1G. 9



Target Address Selection Example



<u>Detection and Correction of</u> Speculative Branch Misprediction

FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

0x00001234 SUB 0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	Х	X	SUB	INC	X	ADD
B-stage		ADD	X	X	SUB	X	X
U-stage			ADD	X	X	X	X
V-stage				ADD	X	X	Х
F-stage					ADD	X	Х


Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle


Cycle 5 = speculative branch error detection cycle

Cycle 6 = BTAC invalidate cycle


Cycle 7 = speculative branch error correction cycle




Hybrid Speculative Branch Direction Predictor




Dual CALL/RET Stack Operation



Selective Override of BTAC Prediction Operation



BTAC A/B Replacement Apparatus



A/B Entry Replacement Method





FIG. 18 include VALID bits; don't include T/NT bits dual-ported single-ported 442 1842 1514 495 A/B T/NT T/NT entry entry mux В LRU Α В update IP 1506 602A 602B <u>1504</u> 722A <u>722B</u> 1512 1812 612 624 626 402 1516 control logic <u>404</u> LastWritten 1502

BTAC A/B Replacement Apparatus (Alt. Embodiment)

shared globally by all BTAC entries



BTAC A/B/C Replacement Apparatus